CPU Digital Design Manager, Silicon

JOB_REQUIREMENTS

Hires in

Not specified

Employment Type

Not specified

Company Location

Not specified

Salary

Not specified

Minimum qualifications:

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
15 years of experience with leading design teams.
Experience in one or more of the following sub-systems: CPU cores (e.g., ARM), GPU graphics processors, HSIO protocols (e.g., PCIe, UFS, LPDDR), or LSIO peripherals.

Preferred qualifications:

Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
Proficiency with modern ASIC design methodologies and tools for front-end quality checks, including Lint, Clock/Reset Domain Crossing (CDC/RDC), Synthesis, and power-aware design using UPF.
Understanding of the complete SoC design lifecycle and the interplay between front-end design, verification (DV), DFT, and physical design (PD).

About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Responsibilities

Lead, mentor, and manage a high-caliber team of ASIC RTL Engineers responsible for the integration and delivery of critical SoC sub-systems, including CPU, GPU, High-Speed IO (HSIO), and Low-Speed IO (LSIO).
Provide technical leadership and ownership for these sub-systems, from microarchitecture definition through to tape-out and silicon bring-up.
Drive project execution by planning tasks, setting priorities, holding code and design reviews, and overseeing the development of complex features and logic.
Collaborate closely with SoC architects to interpret specifications and develop robust implementation strategies that meet stringent Power, Performance, and Area (PPA) goals for premium-tier mobile products.
Serve as the primary design interface for cross-functional teams, including Verification, Physical Design, Design-for-Test (DFT), and Software/Firmware, to ensure seamless integration and resolve key technical challenges.

Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

Similar jobs

No similar jobs found

Term of use Privacy policy