Qureos

FIND_THE_RIGHTJOB.

FPGA Design Engineer

JOB_REQUIREMENTS

Hires in

Not specified

Employment Type

Not specified

Company Location

Not specified

Salary

Not specified

Location : Bangalore

Experience : 3 Years

Education : B.E, M.E, M.Tech, B.Tech

Role :

Key Responsibilities:


  • Design, implement, and verify FPGA logic using Verilog/SystemVerilog on the ZCU-102 board.


  • Integrate and validate Xilinx IP cores using Vivado Design Suite and Vitis.


  • Perform hardware/software co-design on the Zynq UltraScale+ MPSoC.


  • Implement high-speed interfaces such as MIPI CSI/DSI, HDMI, USB, Ethernet, DDR4, etc.


  • Support board-level bring-up, signal integrity testing, and hardware debugging using lab equipment (oscilloscopes, logic analyzers, etc.).


  • Perform timing analysis, constraints setup, and optimization to meet performance and resource requirements.


  • Document design specifications, test plans, and validation reports.


Required Skills & Experience:


  • Bachelor’s or Master’s in Electronics, Electrical, or Computer Engineering.


  • Hands-on experience with Xilinx ZCU-102 or similar MPSoC development boards.


  • Proficient in Vivado, Vitis, Xilinx SDK.


  • Strong knowledge of AXI interconnect, memory-mapped interfaces, Processor and IP integration.


  • Experience with version control tools (e.g., Git), scripting (Python, Tcl, Bash), and lab testing.


Preferred Skills:


  • Experience with MIPI interfaces, video processing pipelines, or sensor integration.


Job Description :

We are seeking an experienced FPGA Design Engineer to contribute to the development and verification of digital systems using the Xilinx ZCU-102 Evaluation Board. The ideal candidate will be proficient in FPGA design flows, embedded systems integration, and high-speed interface protocols. This role involves working on cutting-edge applications involving high-performance computing, image processing, networking, and system-level integration.

Salary : Open to Discussion

© 2025 Qureos. All rights reserved.