staff design engineer

Syntiant Corp

<p></p><div><div><div><div><div><div><p>Syntiant Corp., a leader in the high-growth AI software and semiconductor solutions space, is looking for an experienced and talented <b>Senior Staff ASIC Design Engineer</b> to take on a critical role with expansive responsibilities to enhance the Hardware Engineering function in a growing organization.</p><p>
As <b>Digital ASIC Design Engineer</b>, you will be a key player in the ASIC R&amp;D team. You are presented with a unique opportunity to be part of the complete digital ASIC design flow, from specification and modelling, implementation and verification, to synthesis and silicon bring-up. Further, you will play an important role in supporting complex failure analyses to ensure smooth ramp-ups and high-volume production.</p><p><b>
Specific Duties and Responsibilities</b><b>:</b></p><ul>
<li>Architect &amp; implement Syntiant&rsquo;s next-generation Neural Digital Processor (NDP) for low-power edge AI applications.</li>
<li>Work closely with Machine Learning (ML) team to analyze, map &amp; co-optimize state-of-the-art neural network models to Syntiant&rsquo;s current and next-generation NDP engine.</li>
<li>Create power and performance profiling tool for NDP engine.</li>
<li>Lead PPA (Power/Performance/Area) tradeoff analysis to improve design.</li>
<li>Pre-/post-silicon design validation and performance testing.</li>
</ul></div></div><div><h2 class="jobSectionHeader"><b>Requirements</b></h2><div><p><b>
Qualifications, Education, and Experience Required:</b></p><ul>
<li>Minimum Masters degree in electrical engineering, PhD preferred .</li>
<li>A proven track record of 5+ years in developing low-power signal processing IPs from architecture to implementation.</li>
<li>Hands-on experience developing IPs using SystemC HLS (High-Level Synthesis).</li>
<li>Good knowledge and experience in architecture/design of NPUs.</li>
<li>Good knowledge in ML network architecture (Dense, CNN, RNN, Transformer, etc).</li>
<li>RTL implementation of Digital Signal Processing algorithms, using Verilog or System Verilog.</li>
<li>Implementation of test benches and digital verification methods.</li>
<li>Experience in PPA (Power/Performance/Area) optimizations.</li>
<li>Programming/scripting languages (e.g., Python, C/C++, or Perl).</li>
<li>Task centered, self-driven, persistent, and team oriented.</li>
<li>Experience with ML frameworks (Tensorflow, PyTorch, etc.) is a plus.</li>
</ul></div></div><div><h2 class="jobSectionHeader"><b>Benefits</b></h2><div><p><b>
Benefits Summary:</b></p><ul>
<li><b>Medical:</b> Several plan options including PPO and HSA-compatible plans from Anthem Blue Cross, most of which are 100% paid by Syntiant Corp. for you and your family.</li>
<li><b>Dental:</b> Company-paid dental PPO coverage from MetLife, including coverage for Orthodontia.</li>
<li><b>Vision:</b> Company-paid vision PPO coverage from MetLife / VSP.</li>
<li><b>Life Insurance / AD&amp;D:</b> Company-paid basic Life / AD&amp;D coverage in the amount of 3x your salary (up to $1,000,000). Additional supplemental life insurance with low group rates is available for yourself and your family.</li>
<li><b>Disability Coverage:</b> Company-paid Short Term and Long-Term Disability coverage provides up to 60% income replacement protection.</li>
<li><b>Spending and Savings Accounts:</b> Flexible Spending Account (FSA) benefits for Health Care and Dependent Care. Health Savings Accounts (HSA) for those enrolled in a qualified Medical plan.</li>
<li><b>401K Retirement Plan: </b>Administered by Empower, the 401(k) plan allows you to plan for your future by investing a portion of each paycheck.</li>
<li><b>Other Benefits:</b> A company-provided Employee Assistance Program (EAP), as well as access to additional voluntary benefits including Accident, Critical Illness, Hospital Indemnity, Legal Support, and Identity Fraud Protection.</li>
</ul><p><b>About Syntiant</b><b>:</b></p><p>
Founded in 2017 and headquartered in Irvine, Calif., Syntiant Corp. is a leader in delivering hardware and software solutions for edge AI deployment. The company&rsquo;s purpose-built silicon and hardware-agnostic models are being deployed globally to power edge AI speech, audio, sensor and vision applications across a wide range of consumer and industrial use cases, from earbuds to automobiles. Syntiant&rsquo;s advanced chip solutions merge deep learning with semiconductor design to produce ultra-low-power, high performance, deep neural network processors. Syntiant also provides compute-efficient software solutions with proprietary model architectures that enable world-leading inference speed and minimized memory footprint across a broad range of processors. The company is backed by several of the world&rsquo;s leading strategic and financial investors including Intel Capital, Microsoft&rsquo;s M12, Applied Ventures, Bosch Ventures, the Amazon Alexa Fund, and Atlantic Bridge Capital. More information on the company can be found by visiting<b> www.syntiant.com</b>.</p><p>
One element in our total compensation package is base pay. The starting base pay for this role is targeted to be between $165,000 - $185,000, in addition, this role is eligible for our annual incentive plan bonus at 10% of base. Individual compensation decisions are based on a number of factors, including but not limited to previous experience and skills acquired prior to joining Syntiant, cost of living in the assigned work location, assigned schedule, and salaries of similarly situated peers at the company. It is to be expected that candidates will come to us with different sets of skills and experiences and therefore will be paid at different points in the stated range. We recognize that the person(s) we select for hire may be less experienced or more experienced than the role as posted; if this is the case, any updates to available salary ranges will be communicated with candidates during the recruitment process.</p></div></div></div></div></div></div><p></p>

Senior Staff ASIC Design Engineer, Neural Processor

<p></p><div><div><div><div><div><div><p>Syntiant Corp., a leader in the high-growth AI software and semiconductor solutions space, is looking for an experienced and talented <b>Senior Staff ASIC Design Engineer</b> to take on a critical role with expansive responsibilities to enhance the Hardware Engineering function in a growing organization.</p><p>
As <b>Digital ASIC Design Engineer</b>, you will be a key player in the ASIC R&amp;D team. You are presented with a unique opportunity to be part of the complete digital ASIC design flow, from specification and modelling, implementation and verification, to synthesis and silicon bring-up. Further, you will play an important role in supporting complex failure analyses to ensure smooth ramp-ups and high-volume production.</p><p><b>
Specific Duties and Responsibilities</b><b>:</b></p><ul>
<li>Architect &amp; implement Syntiant&rsquo;s next-generation Neural Digital Processor (NDP) for low-power edge AI applications.</li>
<li>Work closely with Machine Learning (ML) team to analyze, map &amp; co-optimize state-of-the-art neural network models to Syntiant&rsquo;s current and next-generation NDP engine.</li>
<li>Create power and performance profiling tool for NDP engine.</li>
<li>Lead PPA (Power/Performance/Area) tradeoff analysis to improve design.</li>
<li>Pre-/post-silicon design validation and performance testing.</li>
</ul></div></div><div><h2 class="jobSectionHeader"><b>Requirements</b></h2><div><p><b>
Qualifications, Education, and Experience Required:</b></p><ul>
<li>Minimum Masters degree in electrical engineering, PhD preferred .</li>
<li>A proven track record of 5+ years in developing low-power signal processing IPs from architecture to implementation.</li>
<li>Hands-on experience developing IPs using SystemC HLS (High-Level Synthesis).</li>
<li>Good knowledge and experience in architecture/design of NPUs.</li>
<li>Good knowledge in ML network architecture (Dense, CNN, RNN, Transformer, etc).</li>
<li>RTL implementation of Digital Signal Processing algorithms, using Verilog or System Verilog.</li>
<li>Implementation of test benches and digital verification methods.</li>
<li>Experience in PPA (Power/Performance/Area) optimizations.</li>
<li>Programming/scripting languages (e.g., Python, C/C++, or Perl).</li>
<li>Task centered, self-driven, persistent, and team oriented.</li>
<li>Experience with ML frameworks (Tensorflow, PyTorch, etc.) is a plus.</li>
</ul></div></div><div><h2 class="jobSectionHeader"><b>Benefits</b></h2><div><p><b>
Benefits Summary:</b></p><ul>
<li><b>Medical:</b> Several plan options including PPO and HSA-compatible plans from Anthem Blue Cross, most of which are 100% paid by Syntiant Corp. for you and your family.</li>
<li><b>Dental:</b> Company-paid dental PPO coverage from MetLife, including coverage for Orthodontia.</li>
<li><b>Vision:</b> Company-paid vision PPO coverage from MetLife / VSP.</li>
<li><b>Life Insurance / AD&amp;D:</b> Company-paid basic Life / AD&amp;D coverage in the amount of 3x your salary (up to $1,000,000). Additional supplemental life insurance with low group rates is available for yourself and your family.</li>
<li><b>Disability Coverage:</b> Company-paid Short Term and Long-Term Disability coverage provides up to 60% income replacement protection.</li>
<li><b>Spending and Savings Accounts:</b> Flexible Spending Account (FSA) benefits for Health Care and Dependent Care. Health Savings Accounts (HSA) for those enrolled in a qualified Medical plan.</li>
<li><b>401K Retirement Plan: </b>Administered by Empower, the 401(k) plan allows you to plan for your future by investing a portion of each paycheck.</li>
<li><b>Other Benefits:</b> A company-provided Employee Assistance Program (EAP), as well as access to additional voluntary benefits including Accident, Critical Illness, Hospital Indemnity, Legal Support, and Identity Fraud Protection.</li>
</ul><p><b>About Syntiant</b><b>:</b></p><p>
Founded in 2017 and headquartered in Irvine, Calif., Syntiant Corp. is a leader in delivering hardware and software solutions for edge AI deployment. The company&rsquo;s purpose-built silicon and hardware-agnostic models are being deployed globally to power edge AI speech, audio, sensor and vision applications across a wide range of consumer and industrial use cases, from earbuds to automobiles. Syntiant&rsquo;s advanced chip solutions merge deep learning with semiconductor design to produce ultra-low-power, high performance, deep neural network processors. Syntiant also provides compute-efficient software solutions with proprietary model architectures that enable world-leading inference speed and minimized memory footprint across a broad range of processors. The company is backed by several of the world&rsquo;s leading strategic and financial investors including Intel Capital, Microsoft&rsquo;s M12, Applied Ventures, Bosch Ventures, the Amazon Alexa Fund, and Atlantic Bridge Capital. More information on the company can be found by visiting <b>http://www.syntiant.com/</b>.</p><p>
One element in our total compensation package is base pay. The starting base pay for this role is targeted to be between $165,000 - $185,000, in addition, this role is eligible for our annual incentive plan bonus at 10% of base. Individual compensation decisions are based on a number of factors, including but not limited to previous experience and skills acquired prior to joining Syntiant, cost of living in the assigned work location, assigned schedule, and salaries of similarly situated peers at the company. It is to be expected that candidates will come to us with different sets of skills and experiences and therefore will be paid at different points in the stated range. We recognize that the person(s) we select for hire may be less experienced or more experienced than the role as posted; if this is the case, any updates to available salary ranges will be communicated with candidates during the recruitment process.</p></div></div></div></div></div></div><p></p>

Northrop Grumman

<div>RELOCATION ASSISTANCE: Relocation assistance may be available<p></p>
CLEARANCE TYPE: Polygraph<p></p>
TRAVEL: Yes, 10% of the Time<p></p><h2 class="jobSectionHeader"><b>
Description</b></h2><p></p>
At Northrop Grumman, our employees have incredible opportunities to work on revolutionary systems that impact people's lives around the world today, and for generations to come. Our pioneering and inventive spirit has enabled us to be at the forefront of many technological advancements in our nation's history - from the first flight across the Atlantic Ocean, to stealth bombers, to landing on the moon. We look for people who have bold new ideas, courage and a pioneering spirit to join forces to invent the future, and have fun along the way. Our culture thrives on intellectual curiosity, cognitive diversity and bringing your whole self to work &mdash; and we have an insatiable drive to do what others think is impossible. Our employees are not only part of history, they're making history.<p></p><div><div><div><div><div><div><div><div><div><p>
Northrop Grumman Microelectronics Center (NGMC) is seeking<b> a Staff Logging/Telemetry/Data Handling Systems Design Engineer</b></p><p></p><p><b>
What You&rsquo;ll Get to Do:</b></p><p>
IPT-Level role, member of SW Design Team</p><p>
The Staff Systems engineer is focused on handling, storing, processing, and visualizing large amounts of data - works at the Segment/IPT level of an extremely complex System comprised of multiple Segments, all of which incorporate mature and emerging technologies. This engineer will support the software design team lead and partner with other engineering functions to progress and mature the segment, and support critical engineering reviews and milestones (e.g. SRR, SFR, SDR, PDR, CDR, SVR, TRR)</p><p></p><p><b>
This position will serve on-site at our Redondo Beach, CA. location</b></p><p></p><p><b>
This position is contingent upon acquiring and maintaining the necessary US Government security clearance per customers&rsquo; requirements.</b></p><p></p><p><b>
Basic Qualifications for Staff Logging/Telemetry/Data Handling Systems Engineer</b></p><ul><li>Bachelor's degree in a Science, Technology, Engineering or Mathematics (STEM) discipline from an accredited university and 12 years of experience with Bachelor's degree, 10 years of experience with Master's degree, 8 years of experience with PhD</li><li>Experience with Object Oriented Analysis and Software Design Principles and Design Patterns</li><li>Experience designing software to handle large amounts of structured or unstructured data</li><li>Experience implementing requirements &amp; interface definitions in software, performing code and unit testing</li><li>Familiarity with Model-Based Systems Engineering languages (SysML/UML) and concepts</li><li>Excellent written and oral communication skills with strong technical briefing skills</li><li>Current Active DoD Secret Clearance with the ability to obtain and maintain a TS/SCI w. Polygraph prior to start</li></ul><p></p><p><b>
Preferred Qualifications for Staff Logging/Telemetry/Data Handling Systems Engineer</b></p><ul><li>Experience with full software lifecycle: specification, design, implementation, integration, debug and maintenance</li><li>Understanding of interaction between different software and hardware components and subsystems; understanding of computer architecture</li><li>Data and Visualization tools: SharePoint, Elasticsearch, MariaDB, MongoDB, Tableau, Grafana, Tableau, Prometheus</li><li>Experience with development and environment tools, e.g. Docker, Kubernetes, node.js, Jupyter Notebooks, Cypress, Visual Studio, Python, C/C++</li><li>Experience with application management tools, e.g. GitLab, Nexus, Trivy, SonarQube, Doxygen</li><li>Familiarity with Project &amp; Task Management tools, eg Jira or Confluence, and agile methodologies</li><li>Experience with hardware/software integration, test planning &amp; execution, or operational support</li></ul></div></div></div></div></div></div></div></div></div><p></p>
Primary Level Salary Range: $177,000.00 - $265,600.00<p></p>
The above salary range represents a general guideline; however, Northrop Grumman considers a number of factors when determining base salary offers such as the scope and responsibilities of the position and the candidate's experience, education, skills and current market conditions.<p></p>
Depending on the position, employees may be eligible for overtime, shift differential, and a discretionary bonus in addition to base pay. Annual bonuses are designed to reward individual contributions as well as allow employees to share in company results. Employees in Vice President or Director positions may be eligible for Long Term Incentives. In addition, Northrop Grumman provides a variety of benefits including health insurance coverage, life and disability insurance, savings plan, Company paid holidays and paid time off (PTO) for vacation and/or personal business.<p></p>
The application period for the job is estimated to be 20 days from the job posting date. However, this timeline may be shortened or extended depending on business needs and the availability of qualified candidates.<p></p>
Northrop Grumman is an Equal Opportunity Employer, making decisions without regard to race, color, religion, creed, sex, sexual orientation, gender identity, marital status, national origin, age, veteran status, disability, or any other protected class. For our complete EEO and pay transparency statement, please visit http://www.northropgrumman.com/EEO. U.S. Citizenship is required for all positions with a government clearance and certain other restricted positions.</div>

Staff Logging/Telemetry/Data Handling Systems Design Engineer

Johnson & Johnson

<div><p>At Johnson &amp; Johnson, we believe health is everything. Our strength in healthcare innovation empowers us to build a world where complex diseases are prevented, treated, and cured, where treatments are smarter and less invasive, and solutions are personal. Through our expertise in Innovative Medicine and MedTech, we are uniquely positioned to innovate across the full spectrum of healthcare solutions today to deliver the breakthroughs of tomorrow, and profoundly impact health for humanity. Learn more at https://www.jnj.com</p><p><b>
Job Function:
</b></p>R&amp;D Product Development<p><b>
Job Sub Function:
</b></p>Biomedical Engineering<p><b>
Job Category:</b></p>
Scientific/Technology<p><b>
All Job Posting Locations:</b></p>
Jacksonville, Florida, United States of America<p><b>
Job Description:</b></p><p>
We are searching for the best talent to join our Vision team as a <b>Staff Vision Engineer </b>located in <b>Jacksonville, Florida.</b></p><p>
Fueled by innovation at the intersection of biology and technology, we&rsquo;re developing the next generation of smarter, less invasive, more personalized treatments.</p><p>
Are you passionate about improving and expanding the possibilities of vision treatments? Ready to join a team that&rsquo;s reimagining how vision is improved? Our Vision team solves the toughest health challenges. Help combine cutting-edge insights, science, technology, and people to encourage eye care professionals and patients to proactively protect, correct and enhance healthy sight for life. Our products and services address these needs &ndash; from the pediatric to aging eye &ndash; in a patient&rsquo;s lifetime.</p><p>
Your unique talents will help patients on their journey to wellness. Learn more at https://www.jnj.com/medtech</p><p><b>
Purpose: </b>The Staff Vision Engineer designs, simulates, and optimizes optical systems and components used in advanced vision products, including contact lenses, ophthalmic devices, and wearable technologies, with the goal of delivering innovative solutions that improve patient vision from concept through commercialization; the role collaborates with multi-functional teams and partners with vision scientists, clinicians, and internal and external centers of excellence to translate scientific insights into practical product solutions in Presbyopia, Myopia Progression, Light Management, and Astigmatism, driving ground-breaking optical innovations and ensuring robust validation across development stages.</p><p><b>
You will:
</b></p><ul><li>Develop a fundamental understanding of the human visual system to enable eye-inspired optical designs</li><li>
Develop, research, create, and validate eye and vision models</li><li>
Research and deploy clinical metrology instrumentation to enable clinical research</li><li>
Provide optics and vision science consulting across the organization as needed</li><li>
Optical design optimization</li><li>
Adhere to all environmental and safety policies and procedures and support department environmental objectives</li><li>
Engage in Credo-based decision making</li></ul><p><b>
Qualifications</b></p><ul><li>
PhD or Master&rsquo;s degree in Optics, Physics, Vision Science, or other degrees, such as psychophysics, with applied vision science</li><li>
A minimum of 2 years of work experience (5 years with Master&rsquo;s degree) in a multi-disciplined engineering environment with experience in physics, optics or vision science is required</li><li>
Experience with ophthalmic product design and visual performance measurement technology is required</li><li>
Demonstrated solid understanding of optical design software, Matlab (or other programming language), statistics, data analytics &amp; mathematical modeling</li><li>
Demonstrated ability to integrate knowledge across diverse technologies (e.g. optical design, mechanical design, ocular physiology, image interpretation, psychophysics) to generate technical insights and translate into design solutions</li><li>
Excellent written, oral and interpersonal communication skills required</li></ul><p>
#LI-AM2</p><p><i>
Johnson &amp; Johnson is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, age, national origin, disability, protected veteran status or other characteristics protected by federal, state or local law. We actively seek qualified candidates who are protected veterans and individuals with disabilities as defined under VEVRAA and Section 503 of the Rehabilitation Act.
</i></p><p><i>Johnson and Johnson is committed to providing an interview process that is inclusive of our applicants&rsquo; needs. If you are an individual with a disability and would like to request an accommodation, please email the Employee Health Support Center (ra-employeehealthsup@its.jnj.com) or contact AskGS to be directed to your accommodation resource.</i></p><p><b>
Required Skills:
</b></p><p><b>Preferred Skills:</b></p>
Optical Design, Optics, Physical Optics, Product Design, Vision Science
<p><i>Johnson &amp; Johnson is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, age, national origin, disability, protected veteran status or other characteristics protected by federal, state or local law. We actively seek qualified candidates who are protected veterans and individuals with disabilities as defined under VEVRAA and Section 503 of the Rehabilitation Act.
</i></p><p><i>Johnson and Johnson is committed to providing an interview process that is inclusive of our applicants&rsquo; needs. If you are an individual with a disability and would like to request an accommodation, please email the Employee Health Support Center (ra-employeehealthsup@its.jnj.com) or contact AskGS to be directed to your accommodation resource.</i></p></div>

Staff Vision Engineer

Qorvo

<div><div><div><div><div><p>Staff IC Layout Engineer
</p></div></div></div></div><div><div><div><div><b>Experience Level: </b>Professional
</div></div></div></div><div><div><div><div><b>Job Type: </b>Regular
</div></div></div></div><div><div><div><div><b>Location:
</b>Richardson, TX, US, 75081
</div></div></div></div><div><div><div><div><b>Requisition ID: </b>9704
</div></div></div></div><div></div><div><div><div><div><div>Qorvo (Nasdaq: QRVO) supplies innovative semiconductor solutions that make a better world possible. We combine product and technology leadership, systems-level expertise and global manufacturing scale to quickly solve our customers' most complex technical challenges. Qorvo serves multiple high-growth segments of large global markets, including consumer electronics, smart home/IoT, automotive, EVs, battery-powered appliances, network infrastructure, healthcare and aerospace/defense. Visit www.qorvo.com to learn how our innovative team is helping connect, protect and power our planet.</div><br>
<div></div>
<div><b>
Position Overview:</b></div>
<div>
As a Sr. Layout Design Engineer at Qorvo, you will play a critical role in the development of advanced RFICs and mixed-signal ICs. You will collaborate with cross-functional teams to deliver high-quality layouts for tapeout across multiple semiconductor technologies including SiGe, CMOS, SOI, GaN, and GaAs.</div><br>
<div></div>
<div><b>
Key Responsibilities:</b></div>
<ul>
<li>Partner with design engineers to create IC layouts for tapeout in advanced RF and analog technologies.</li>
<li>Perform layout of RF, analog, and mixed-signal integrated circuits for high-performance RFICs.</li>
<li>Execute chip-level and block-level floor planning and layout realization for complex RF/analog/digital designs.</li>
<li>Conduct top-level and block-level layout verification including LVS, DRC, and ERC checks.</li>
<li>Optimize analog layout designs for performance, area, and manufacturability.</li>
<li>Lead tapeout activities, including documentation, archiving, and development of training materials for layout processes.</li>
<li>Collaborate with design and process engineering teams to evaluate new product designs for manufacturability and yield.</li>
<li>Develop and implement design-for-manufacturing (DFM) guidelines and best practices.</li>
<li>Analyze production data to identify yield-limiting factors and recommend design or process improvements.</li>
<li>Support root cause analysis and corrective actions for manufacturing issues.</li>
<li>Document producibility assessments and maintain technical reports and recommendations.</li></ul><br>
<div></div>
<div><b>
Required Qualifications:</b></div>
<ul>
<li>Bachelor&rsquo;s degree in Electrical Engineering or related field, or equivalent experience.</li>
<li>10+ years of experience in IC layout design, preferably in RF and analog domains.</li>
<li>Strong understanding of analog and mixed-signal IC design fundamentals.</li>
<li>Experience with advanced CMOS process technologies and flows (bulk and SOI).</li>
<li>Proficiency in layout tools such as Cadence Virtuoso, PVS, Pegasus; and RF simulation tools like AWR and Keysight ADS.</li>
<li>Familiarity with Linux and Windows environments; scripting experience in Shell, Skill, Perl, or Python is a plus.</li>
<li>Excellent problem-solving skills and attention to detail.</li>
<li>Self-motivated with a strong ability to work independently and collaboratively in a fast-paced team environment.</li></ul><br>
<div></div>
<div><b>
Preferred Qualifications:</b></div>
<ul>
<li>Experience with layout of high-frequency RF blocks such as LNAs, mixers, VCOs, and PAs.</li>
<li>Knowledge of ESD and latch-up prevention techniques.</li>
<li>Exposure to design for manufacturability (DFM) and reliability best practices.</li>
<li>Experience with statistical analysis tools and methodologies (e.g., SPC, DOE, FMEA).</li>
<li>Proficiency in data analysis tools such as Excel, or Python.</li></ul><br>
<div></div>
<div><i>
This position is not eligible for visa sponsorship by the Company.</i></div><br>
<div></div>
<div>
</div><div>#LI-SM1</div><div></div><div><br>
MAKE A DIFFERENCE AT QORVO</div>
<div> We are Qorvo. We do more than create innovative RF and Power solutions for the mobile, defense and infrastructure markets &ndash; we are a place to innovate and shape the future of wireless communications. It starts with our employees. As a unified global team, we bring a commitment to excellence, growth and a passion for creating what's next. Explore the possibilities with us.</div>
<div>We are an Equal Employment Opportunity (EEO) employer and welcome all qualified applicants. Applicants will receive fair and impartial consideration without regard to any characteristics protected by applicable law, including race, color, religion, sex (as defined by law), national origin, age, military or veteran status, genetic information, or disability.
</div></div></div></div></div><div></div><div><div><p>Qorvo is an E-Verify Employer. For more information, please see the Right to Work and E-Verify Participation posters.</p></div></div></div><p></p>

Staff IC Layout Engineer

Global network solution and business

<p>We are seeking a skilled and detail-oriented <b>OSP Design Engineer</b> with hands-on experience in <b>FTTH, FTTX, and Backhaul</b> network design. The ideal candidate will be proficient in <b>AutoCAD</b>, with additional knowledge of <b>GIS</b> tools and <b>GCOM</b> being a strong plus.</p><p>If this job description is suitable for you ,Please share your updated CV to <b>info@gnsbusiness.com</b> or WhatsApp to <b>+968 76269238</b></p><p><b>Key Responsibilities:</b></p><ul><li>Design and document <b>Outside Plant (OSP)</b> fiber networks for <b>FTTH, FTTX</b>, and <b>Backhaul</b> deployment.</li><li>Develop construction drawings, splice schematics, and route maps using <b>AutoCAD</b>.</li><li>Interpret engineering field notes and survey data to create detailed and accurate network layouts.</li><li>Utilize <b>Google Earth</b> to create and manage <b>KMZ/KML</b> files for planning and visualization of fiber routes.</li><li>Collaborate with project managers, field engineers, and GIS teams to ensure data accuracy and alignment with project goals.</li><li>Maintain and update GIS records of fiber routes and infrastructure.</li><li>Ensure all designs comply with industry standards, customer requirements, and local regulations.</li><li>Assist with permitting and right-of-way documentation as needed.</li></ul><p><b>Required Skills &amp; Qualifications:</b></p><ul><li>Proven experience in <b>OSP fiber design</b>, particularly <b>FTTH/FTTX</b> and <b>Backhaul</b>.</li><li>Strong proficiency in <b>AutoCAD</b>.</li><li>Experience with <b>Google Earth KMZ/KML file creation and management</b>.</li><li>Basic to advanced knowledge of <b>GIS systems</b> and tools.</li><li>Understanding of <b>GCOM</b> software/platform is a plus.</li><li>Ability to read and interpret technical drawings, civil and fiber layouts.</li><li>Excellent attention to detail and problem-solving skills.</li><li>Strong communication and collaboration skills.</li></ul><p><b>Preferred Qualifications:</b></p><ul><li>Degree or diploma in <b>Telecommunications, Engineering, or related field</b>.</li><li>Experience working with major telecom carriers or vendors.</li><li>Familiarity with permitting processes and construction standards.</li></ul><p>If this job description is suitable for you ,Please share your updated CV to <b>info@gnsbusiness.com</b> or WhatsApp to <b>+968 76269238</b></p><p>Job Type: Full-time</p><p>Pay: From RO500.000 per month</p>

OSP Design Engineer

Broadcom

<div><div>Please Note:</div><div>
1. If you are a first time user, please create your candidate login account before you apply for a job.</div><div>
2. If you already have a Candidate Account, please Sign-In before you apply.</div><div></div><div>
Job Description:</div><div></div><div>
Broadcom's ASIC Product Division is seeking candidates for HBM/DDR/SERDES Verification Lead Engineer position at our San Jose, California Development Center. We are seeking a highly skilled HBM and SerDes DFT Verification Engineer to join our dynamic team. In this role, you will play a crucial part in ensuring the robustness and reliability of our HBM, DDR and SerDes designs through comprehensive Design for Test (DFT) verification strategies. You will work collaboratively with cross-functional teams to develop, implement, and validate DFT methodologies, guaranteeing that our products meet the highest quality standards.</div><div>
Key Responsibilities:</div><ul><li>
Implement and verify DFT methodologies specifically for HBM, DDR and SerDes designs.</li><li>
Collaborate with design and architecture teams to identify and define critical testability requirements.</li><li>
Utilize advanced simulation tools and methodologies to thoroughly verify DFT implementations.</li><li>
Analyze DFT-related data and provide insights for continuous design improvements.</li><li>
Document verification processes, results, and best practices to enhance team knowledge and efficiency.</li><li>
Stay updated with the latest trends and technologies in DFT, HBM, and SerDes to drive innovation within the team.</li><li>
Working closely with STA and DI Engineers design closure for test</li><li>
Generating, Verifying &amp; Debugging Test vectors before tape release.</li><li>
Validating &amp; Debugging Test vectors on ATE during the silicon bring up phase</li><li>
Assisting with silicon failure analysis, diagnostics &amp; yield improvement efforts</li><li>
Interfacing with the customers, physical design and test engineering/manufacturing teams located globally</li><li>
Working closely with I/P DFT engineers &amp; other stakeholders</li><li>
Debugging customer returned parts on the ATE</li><li>
Innovating newer DFT solutions to solve testability problems in 3nm IPs &amp; beyond</li><li>
Automating DFT &amp; Test Vector Generation flows</li></ul><div></div><div>
 Skills/Experience:</div><ul><li>
Strong DFT background (such as Analog DFT, MBIST, IEEE1687 and others)</li><li>
Proven experience in DFT verification, particularly with HBM, DDR, PCIE and other SerDes IPs.</li><li>
Understanding of DFT methodologies, including scan, BIST, and ATPG.</li><li>
Proficiency in simulation tools and scripting languages (e.g., Perl, Python, TCL and ruby).</li><li>
Excellent analytical and problem-solving skills.</li><li>
Strong communication and teamwork abilities.</li><li>
The ability to work in a multi-disciplined, cross-department environment</li><li>
Solid knowledge in analog and digital circuit design, and device physics fundamentals</li><li>
Excellent problem solving, debug , root cause analysis and communication skills</li><li>
Experience working on ATE is a plus</li><li>
Familiarity with BIST logic for array and link testing is a plus</li><li>
Knowledge of AHB/APB/AXI buses is a plus</li></ul><div></div><div>
Education &amp; Experience:</div><ul><li>
Bachelors in Electrical/Electronic/Computer Engineering and 8+ years of relevant industry experience or Masters Degree in Electrical/Electronic/Computer Engineering and 6+ years of relevant industry experience</li></ul><div></div><div>
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.</div><div></div><div>
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.</div></div>

STAFF IP DFT Verification Engineer

Search 10000+ Staff design engineer jobs near you this November. New roles added regularly across leading industries. Apply today.

10000 staff design engineer jobs NEAR_ME

Senior Staff ASIC Design Engineer, Neural Processor

Senior Staff ASIC Design Engineer, Neural Processor

Staff Logging/Telemetry/Data Handling Systems Design Engineer

Staff Vision Engineer

Staff IC Layout Engineer

OSP Design Engineer

STAFF IP DFT Verification Engineer