Qureos

FIND_THE_RIGHTJOB.

Senior PCB eCAD Layout Design Engineer

India

LTTS India
Bangalore

Job Description

- PCB layout Designing of Analog, Digital & Mixed signal PCB's - 15 to 18 years in PCB eCAD Multilayer PCB Layout designing. - PCB EDA tool Altium / Xpedition (Mandatory) Other tools knowledge will be added advantage (Cadence-Allegro & PADS ). - Multilayer PCB PDLC & Project management - Library development & Validation.; - PCB Layout process flow, Library development and validation; Schematic capture; Part Placement; Constraints setting Electrical/DFA/DFM; Power split plan; Routing; Controlled impedance Length tuning & Post Gerber process.; HDI Techniques; Blind / Buried VIA; High speed interface peripherals; DFX guidelines & Validation; SI/PI guidelines & validation; Layer stack-up define & Calculation.; - Designing of compact, high density, and high component count PCB layouts. - Expertise in analyzing PCB feasibility - Layers / PCB size optimization activities. - Closely interact with cross functional teams (HW, Mechanical, SI-PI & FAB house) - Good Communication skills - both verbal & written.. - Must be open to work other time zones & Clint locations on need basis.

Job Requirement

- PCB layout Designing of Analog, Digital & Mixed signal PCB's - 15 to 18 years in PCB eCAD Multilayer PCB Layout designing. - PCB EDA tool Altium / Xpedition (Mandatory) Other tools knowledge will be added advantage (Cadence-Allegro & PADS ). - Multilayer PCB PDLC & Project management - Library development & Validation.; - PCB Layout process flow, Library development and validation; Schematic capture; Part Placement; Constraints setting Electrical/DFA/DFM; Power split plan; Routing; Controlled impedance Length tuning & Post Gerber process.; HDI Techniques; Blind / Buried VIA; High speed interface peripherals; DFX guidelines & Validation; SI/PI guidelines & validation; Layer stack-up define & Calculation.; - Designing of compact, high density, and high component count PCB layouts. - Expertise in analyzing PCB feasibility - Layers / PCB size optimization activities. - Closely interact with cross functional teams (HW, Mechanical, SI-PI & FAB house) - Good Communication skills - both verbal & written.. - Must be open to work other time zones & Clint locations on need basis.

© 2025 Qureos. All rights reserved.